DRS4 Chip and DRS4 Evaluation Board Functional and Performance Tests

October 23, 2018

Radec has carried out functional and performance tests of the DRS4 Chips and DRS4 Evaluation Boards. DRS4 has been developed at Paul Scherrer Institut (PSI), Villigen, Switzerland. The chip is a full PSI custom Integrated Circuit. It contains a switched capacitor array (SCA) with 1024 cells, capable of digitizing eight analog signals with high speed  as of 6 GSPS (6x10^9 samples per second) and high accuracy (11.5 bit SNR) on a single chip.

DRS4 Evaluation Board utilizes one DRS4 chip controlled by FPGA and has full functionality of 4-input digital scope with PC (Windows/Linux/Mac).





Share on Facebook
Share on Twitter
Please reload

Featured Posts

RADEC GmbH introduced at RADECS 2017, CERN, GENEVA

September 30, 2017

Please reload

Recent Posts
Please reload

Please reload

Search By Tags
Please reload

Follow Us
  • Facebook Basic Square
  • Twitter Basic Square
  • Google+ Social Icon



Tel: +41 (0) 76 628 15 60

Tel: +41 (0) 56 310 58 15

Achenbergstrasse 35B

5322 Koblenz



Follow us

  • White Facebook Icon
  • White LinkedIn Icon

© 2017 - 2020 by Radec GmbH

Photos & Web Design by Karolina Fotografie © 2017-2020